

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/773,315	02/09/2004	Naoki Kuroda	60188-762	6654	
75	90 09/07/2005		EXAM	INER	
Jack Q. Lever, Jr.			NGUYEN, HAI L		
McDERMOTT, WILL & EMERY 600 Thirteenth Street, N.W.			ART UNIT	PAPER NUMBER	
	C 20005-3096		2816		
			DATE MAILED: 09/07/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

			h'
	Application No.	Applicant(s)	
	10/773,315	KURODA ET AL.	
Office Action Summary	Examiner	Art Unit	
	Hai L. Nguyen	2816	
The MAILING DATE of this communication appeared for Reply	ppears on the cover sheet with the	correspondence address	
A SHORTENED STATUTORY PERIOD FOR REP WHICHEVER IS LONGER, FROM THE MAILING I - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory perior Failure to reply within the set or extended period for reply will, by statu. Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATIO 1.136(a). In no event, however, may a reply be to d will apply and will expire SIX (6) MONTHS from the, cause the application to become ABANDON	N. imely filed on the mailing date of this communication (S. U.S.C. § 133).	
Status			
1)⊠ Responsive to communication(s) filed on 06.	July 2005.		
	is action is non-final.		
3) Since this application is in condition for allow	ance except for formal matters, pr	osecution as to the merits i	is
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.	
Disposition of Claims			
4) ☐ Claim(s) 1-38 is/are pending in the applicatio 4a) Of the above claim(s) is/are withdr 5) ☐ Claim(s) 3,6-20,27-35,37 and 38 is/are allow 6) ☐ Claim(s) 1,2,4,5 and 36 is/are rejected. 7) ☐ Claim(s) 21-26 is/are objected to. 8) ☐ Claim(s) are subject to restriction and/	awn from consideration. ed.		
•			
 9) The specification is objected to by the Examin 10) The drawing(s) filed on 09 February 2004 is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction of the 11 The oath or declaration is objected to by the Examination in the Examination is objected to by the Examination in the Examination is objected to by the Examination in the Examination is objected to by the Examination in the	are: a)⊠ accepted or b)⊡ objector e drawing(s) be held in abeyance. Se ection is required if the drawing(s) is ol	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.121((d).
Priority under 35 U.S.C. § 119			
a) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority documents. Copies of the certified copies of the priority documents. See the attached detailed Office action for a list	nts have been received. nts have been received in Applicatority documents have been received in Applicatority documents have been received.	tion No red in this National Stage	
Attachment(s)			
1) Notice of References Cited (PTO-892)	4) Interview Summan		
 Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date 	Paper No(s)/Mail D 5) Notice of Informal 6) Other:	Pate Patent Application (PTO-152)	

DETAILED ACTION

Response to Amendment

1. The amendment received on 7/06/2005 has been reviewed and considered with the following results:

As to the objection to the drawings, Applicant's clarifications have overcome the objection, as such; the objection has been withdrawn.

As to the objections to the specification, Applicant's amendments of the specification have overcome the objections, as such; the objections to the specification have been withdrawn.

As to the rejection to the claims, under 35 U.S.C. 112, 1st paragraph, Applicant's clarifications have overcome the rejections, as such; the rejections have been withdrawn.

As to the prior art rejections to the claims made in the previous Office Action mailed on 4/06/2005 are now withdrawn in view of Applicant's amendments. However, Applicant's amendments necessitate new grounds of rejection as set forth below.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1, 2, 4, 5, and 36 are rejected under 35 U.S.C. 102(b) as being anticipated by Saito et al. (US 6,202,168; previously cited).

Application/Control Number: 10/773,315 Page 3

Art Unit: 2816

With regard to claim 1, Saito et al. discloses in Fig. 4 a semiconductor device comprising first (401) and second (406, 407, 408) circuit blocks (by given the broadest reasonable interpretation; the elements are connected from one to another can be grouped together to form a circuit block) provided on a semiconductor chip and including respective functional elements; and a timing adjustment circuit block (409, 410, 412, 413, 415) provided between the first and second circuit blocks for adjusting a propagation timing of a transmission signal flowing on a line connecting the first and second circuit blocks to each other.

With regard to claim 2, the semiconductor device further comprises a comparison control circuit (415, 412, 413) for receiving an input signal (SYNC) input to the first circuit block and an output signal (Q2) output from the second circuit block which has received the transmission signal, comparing the input signal to the output signal, and controlling the timing adjustment circuit block.

With regard to claim 4, the reference also meets the recited limitations in the claim.

With regard to claim 5, the semiconductor device further comprises an input pattern generating circuit (414) for generating and outputting the input signal to the first circuit block.

With regard to claim 36, the second circuit block (408) is a memory circuit block (by given the broadest reasonable interpretation; the circuit block 408 is a memory circuit block because it has a function of storing a signal).

Allowable Subject Matter

4. Claims 3, 6-20, 27-35, 37 and 38 are allowed.

and any intervening claims.

5. Claims 21-26 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim

Page 4

The prior art of record fails to disclose or fairly suggest a semiconductor device (10 in instant Fig. 1), as recited in claim 3, having specific structural limitation such as the line (DAs) comprises a plurality of parallel lines (DA1, DA2 in instant Fig. 3), and each of the first and second circuit blocks (11 and 12 in instant Fig. 1),) includes a shift register (14, 15) connected to the plurality of lines, and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

The prior art of record fails to disclose or fairly suggest a semiconductor device (10 in instant Fig. 1), as recited in claim 11, having specific structural limitation such as the comparison control circuit (19) includes a control circuit (18) for outputting timing adjustment control signals (CNT) to the timing adjustment circuit block (13) when the comparison result shows that the input signal (16) and the output signal (OUT) differ from each other, the timing adjustment circuit block (13 in instant Fig. 3) includes a counter circuit (32) for receiving the timing adjustment control signals (CNT), and counting and electrically holding the number of the received timing adjustment control signals; a delay element block (31) which includes at least one delay element and in which a delay amount depending on the number of the timing adjustment control signals is added to the transmission signal; and a fuse circuit (33) which includes at least one fuse and holds the number of the timing adjustment control signals in correspondence with the number of fuses which are melted down, wherein an output signal from the counter circuit or an output signal from the fuse circuit is selectively input to the delay

Art Unit: 2816

element block, and the fuse is melted down based on the output signal from the counter circuit, and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

The prior art of record fails to disclose or fairly suggest a semiconductor device (10 in instant Fig. 1), as recited in claim 6, having specific structural limitation such as the timing adjustment circuit block (13 in instant Fig. 3) includes a first holding circuit (32, 33) for holding update information (CNT) in which the propagation timing of the transmission signal is updated, and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

The prior art of record fails to disclose or fairly suggest a semiconductor device (10 in instant Fig. 1), as recited in claim 21, having specific structural limitation such as the timing adjustment circuit block (50 in instant Fig. 11) includes a determination period signal generating circuit (51's) for generating and outputting a determination period signal (CSH's) for determining the propagation timing of the transmission signal, based on a clock signal (CLK) for determining the propagation timing of the transmission signal; a delay element block (31's) which includes at least one delay element and in which a delay is added to the transmission signal (DA1, DA2); and a fuse circuit (33's) which includes at least one fuse, the fuse being melted down based on the determination period signal and a transmission signal which has passed through the delay element block, and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

The prior art of record fails to disclose or fairly suggest a semiconductor device (10 in instant Fig. 13), as recited in claim 27, having specific structural limitation such as the input

Application/Control Number: 10/773,315

Art Unit: 2816

pattern generating circuit (61, 62) for generating and outputting the input signal (IN2) to the first circuit block (11), wherein the input pattern generating circuit is activated when the comparison result (1) from the comparison control circuit (19) shows that the input signal and the output signal (OUT2) differ from each other, and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

The prior art of record fails to disclose or fairly suggest a semiconductor device (10 in instant Fig. 14), as recited in claim 32, having specific structural limitation such as the comparison control circuit (19) includes a control circuit (18) for outputting timing adjustment control signals (CNT) to the timing adjustment circuit block (13) when the comparison result shows that the input signal (IN2) and the output signal (OUT2) differ from each other, the timing adjustment circuit block (70 in instant Fig. 15) includes a counter circuit (32) for receiving the timing adjustment control signals, and counting and electrically holding the number of the received timing adjustment control signals; a delay element block (31) which includes at least one delay element and in which a delay amount depending on the number of the timing adjustment control signals is added to the transmission signal; and a nonvolatile memory circuit (71), wherein, an output signal from the counter circuit or an output signal from the nonvolatile memory circuit is selectively input to the delay element block, and the number of the timing adjustment control signals is written into the nonvolatile memory circuit based on the output signal from the counter circuit, and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

The prior art of record fails to disclose or fairly suggest a semiconductor device (10 in instant Fig. 7), as recited in claim 37, having specific structural limitation such as the output

Art Unit: 2816

timing changing circuit (43, 44 in instant Fig. 8) for changing the timing of outputting (DOUTD) an output signal (DOUT) from the memory circuit block in synchronization with a change of the propagation timing (42) of a clock signal (CLK to CLKD) for determining the propagation timing of the transmission signal (DAs), and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

Conclusion

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hai L. Nguyen whose telephone number is 571-272-1747 and Right Fax number is 571-273-1747. The examiner can normally be reached on Monday-Thursday.

Application/Control Number: 10/773,315

Art Unit: 2816

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Timothy Callahan can be reached on 571-272-1740. The official fax phone number

for the organization where this application or proceeding is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is 571-272-1562.

8. Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private

PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Page 8